System and Method for Processor-Based Security

US Patent No: US 9,784,260 B2

Issued: October 10, 2017

USPTO Patent PDF | Google Patents

Security Area: Secure Processors & TEEs

Abstract

A system and method for processor-based security is provided, for on-chip security and trusted computing services for software applications. A processor is provided having a processor core, a cache memory, a plurality of registers for storing at least one hash value and at least one encryption key, a memory interface, and at least one on-chip instruction for creating a secure memory area in a memory external to the processor, and a hypervisor program executed by the processor. The hypervisor program instructs the processor to execute the at least one on-chip instruction to create a secure memory area for a software area for a software module, and the processor encrypts data written to, and decrypts data read from, the external memory using the at least one encryption key and the verifying data read from the external memory using the at least one hash value.

Related Patents

Related patents cover variations of this invention with different claim scopes or extensions.

US 8,738,932 B2 (Issued: May 27, 2014)

US 9,989,043 B2 (Issued: June 5, 2018)